[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Advanced Micro Devices (AMD) jobs](https://jobs.opennash.com/companies/advanced-micro-devices-amd/) · [Search jobs](/search/) Advanced Micro Devices (AMD) · Bangalore, India # Lead RTL design Engineer Bangalore, India Full-time Manager or lead Design Listed on Advanced Micro Devices (AMD)’s official careers site. Posted July 27, 2026. Check that it is still open and apply there. [Apply on Advanced Micro Devices (AMD)’s careers site →](https://global-external-amd.icims.com/jobs/88802/login) [OpenNash Jobs](https://jobs.opennash.com/) / [Advanced Micro Devices (AMD)](https://jobs.opennash.com/companies/advanced-micro-devices-amd/) / Lead RTL design Engineer ## Job description ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them. AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward. Lead RTL Design Engineer Role As part of the SoC Design team, the engineer has technical responsibility for SoC design and integration efforts involving both AMD and third-party IPs. The role works closely with IP development, verification, front-end integration, and physical design teams throughout the SoC development cycle. ### Key Responsibilities SoC-level design and integration. Integration of IPs, SoC fabric, voltage crossings, clock crossings, resets, fuses, and I/O. RTL design and coding for SoC logic and features. SoC power design and power implementation activities. ### Static verification including RTL Lint CDC (Clock Domain Crossing) RDC (Reset Domain Crossing) Power checks Connectivity checks Debugging simulation and integration issues spanning multiple IPs in collaboration with verification teams. Supporting top-level synthesis and collaborating with physical design teams for full-chip implementation. Leading one of the design domains (integration, power, CDC/RDC, connectivity, etc.). ] ### Required Skills Verilog RTL development in CPU, SoC, or ASIC environments. Strong understanding of: SoC integration SoC architecture System interconnect protocols such as AXI and PCIe Experience with: UPF and low-power methodologies Static timing analysis (STA) Physical design interaction and implementation requirements Familiarity with scripting languages such as Tcl, Perl, Ruby, or Shell. Knowledge of formal verification techniques and tools. Personal Attributes Self-driven and able to work independently. Strong written and verbal communication skills. Strong problem-solving capability. ### Experience & Education 8+ years of SoC Design and Verilog RTL development experience. BE/B.Tech/ME/M.Tech (ECE/EEE or equivalent).. #LI-SR5 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy. ## At a glance - Posted by the employer: Jul 27, 2026 - First seen by OpenNash: Aug 21, 2026 - Last checked: Oct 18, 2026 - Listed for: 83 days - Location: Bangalore, India - Employment type: Full-time[Apply on Advanced Micro Devices (AMD)’s careers site →](https://global-external-amd.icims.com/jobs/88802/login) ## More jobs at Advanced Micro Devices (AMD) ### [ASIC Physical Design & Implementation Lead](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/26678a9b0380ed7ddc83/) Bangalore, India ### [CPU Design Verification Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/14dfd873ee4918d5c1f7/) Bangalore, India ### [Embedded Linux Power and Performance Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/7c3b6d0b2ec67760e1d8/) Bangalore, India ### [IP Design Lead - Sr Staff](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/44f3afe8822a8f0b9f1d/) Bangalore, India ## Similar jobs at other companies ### [GPU (RTL) Design - Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/3d66e49ab10d1b9af570/) Qualcomm · Bangalore, India ### [ASIC Engineering Technical Leader (RTL Design/SOC | 8- 14 Years)](https://jobs.opennash.com/companies/cisco-systems/jobs/3b1a2f5015498860a296/) Cisco Systems · Bangalore, India ### [Staff / Senior Staff Engineer Digital Design (RTL Design)](https://jobs.opennash.com/companies/infineon-technologies/jobs/bcdb3b7a61b92eede1d2/) Infineon Technologies · Singapore ### [Internship - Synthesis & Timing/Area RTL Design Analysis (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/853d811521520b2540a8/) Infineon Technologies · Munich OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)