[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Advanced Micro Devices (AMD) jobs](https://jobs.opennash.com/companies/advanced-micro-devices-amd/) · [Search jobs](/search/) Advanced Micro Devices (AMD) · Hyderabad, India # Senior RTL design engineer - SOC Intergration Hyderabad, India Full-time Senior individual contributor Design Listed on Advanced Micro Devices (AMD)’s official careers site. Posted August 26, 2026. Check that it is still open and apply there. [Apply on Advanced Micro Devices (AMD)’s careers site →](https://global-external-amd.icims.com/jobs/79511/login) [OpenNash Jobs](https://jobs.opennash.com/) / [Advanced Micro Devices (AMD)](https://jobs.opennash.com/companies/advanced-micro-devices-amd/) / Senior RTL design engineer - SOC Intergration ## Job description WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. ### MTS SILICON DESIGN ENGINEER THE ROLE We are looking for an adaptive, self-motivative design verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The Verification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development. ### THE PERSON You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. ### Job Requirements B.E/M.E/M.Tech or B.S/M.S in EE/CE with 6+ years of relevant experience ASIC design flow and direct experience with ASIC design in sub-20nm technology nodes Digital design and experience with RTL design in Verilog/SystemVerilog Circuit timing/STA, and practical experience with PrimeTime or equivalent tools Low power digital design and analysis Modern SOC tools including Spyglass, Questa CDC, Cadence Conformal, VCS simulation Working knowledge of C; embedded experience a plus TCL, Perl, Python scripting Version control systems such as Perforce, ICManage or Git Strong verbal and written communication skills Should have experience working in geographically dispersed team and should be a strong team player. #LI-PP2 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy. ## At a glance - Posted by the employer: Aug 26, 2026 - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 18, 2026 - Listed for: 100 days - Location: Hyderabad, India - Employment type: Full-time[Apply on Advanced Micro Devices (AMD)’s careers site →](https://global-external-amd.icims.com/jobs/79511/login) ## More jobs at Advanced Micro Devices (AMD) ### [ASIC Design Verification Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/e8856d42a34c8e1affdf/) Hyderabad, India ### [ASIC Design Verification Lead](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/ae0fba86a9f93c234ec7/) Hyderabad, India ### [ASIC Physical design Lead](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/ea5bd1a08d6d583ac50c/) Hyderabad, India ### [DFX Design - Arch](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/913b1e96fee577f5f3e8/) Hyderabad, India ### [DFX RTL Design Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/2ad43d2edf3f51281fd0/) Hyderabad, India ## Similar jobs at other companies ### [RTL Design (SOC) Engineer-Staff](https://jobs.opennash.com/companies/qualcomm/jobs/2b7e2461882285161fa8/) Qualcomm · Bangalore, India ### [SOC RTL Design Engineer - Staff](https://jobs.opennash.com/companies/qualcomm/jobs/a5979eafc3a60d4abd8a/) Qualcomm · Hyderabad, Telangāna, India ### [Working Student - RTL Design for SoC Fault Tolerance & Error Detection (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/ff06c8b5953ff147853a/) Infineon Technologies · Munich ### [Staff / Senior Staff Engineer Digital Design (RTL Design)](https://jobs.opennash.com/companies/infineon-technologies/jobs/bcdb3b7a61b92eede1d2/) Infineon Technologies · Singapore ### [Lead SOC RTL Design Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/eb47778962acdfca584e/) Samsung Electronics OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)