[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Advanced Micro Devices (AMD) jobs](https://jobs.opennash.com/companies/advanced-micro-devices-amd/) · [Search jobs](/search/) Advanced Micro Devices (AMD) · Bangalore, India # Sr DFT ATPG Lead Bangalore, India Full-time Manager or lead Operations Listed on Advanced Micro Devices (AMD)’s official careers site. Posted September 22, 2026. Check that it is still open and apply there. [Apply on Advanced Micro Devices (AMD)’s careers site →](https://global-external-amd.icims.com/jobs/92572/login) [OpenNash Jobs](https://jobs.opennash.com/) / [Advanced Micro Devices (AMD)](https://jobs.opennash.com/companies/advanced-micro-devices-amd/) / Sr DFT ATPG Lead ## Job description ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career. ### SMTS SILICON DESIGN ENGINEER T HE ROLE As a member of the Radeon Technologies Group, you will help bring to life cutting-edge designs. As a member of the front-end design/integration team, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success. ### THE PERSON A successful candidate will work with senior silicon design engineer s. The candidate will be highly accurate and detail-oriented, possessing good communication and problem-solving skills. ### K EY RESPONSIBLITIES Implementation and verification of DFT architecture and features - Scan insertion and ATPG pattern generation ATPG patterns verification with gate-level simulation - Test coverage and test cost reduction analysis Post silicon support to ensure successful bring up and enhance yield learning P REFERRED EXPERIENCE: Understanding of Design for Test methodologies and DFT verification experience ( eg. IEEE1500, JTAG 1149.x, Scan, memory BIST etc.) Experience with Mentor testkompress and/or Synopsys Tetramax /DFTMAX Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design ACADEMIC CREDENTIALS: Bachelors or Masters degree in computer engineering/Electrical Engineering #LI-RR1 #LI-Hybrid Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy. ## At a glance - Posted by the employer: Sep 22, 2026 - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 26 days - Location: Bangalore, India - Employment type: Full-time[Apply on Advanced Micro Devices (AMD)’s careers site →](https://global-external-amd.icims.com/jobs/92572/login) ## More jobs at Advanced Micro Devices (AMD) ### [ASIC/SoC Program Manager](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/583c360b72cffdf3f78b/) Bangalore, India ### [Automation Lead - GUI Test Framework Lead](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/ddabb0f6c87ae12d55b8/) Bangalore, India ### [CPU Post Si Validation Engineer(Power and Performance)](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/cb65336ca8f0a7f2dddf/) Bangalore, India ### [CPU Verification Engineer - Core Enablement](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/e7b65e1918721ea47c79/) Bangalore, India ### [CPU/Cores Post Silicon Validation (Functional)](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/75c4560f1426b22b4186/) Bangalore, India ## Similar jobs at other companies ### [ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore](https://jobs.opennash.com/companies/cisco-systems/jobs/51585b76f2c6843e7a18/) Cisco Systems · Bangalore, India ### [ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years](https://jobs.opennash.com/companies/cisco-systems/jobs/354b5247253a600725af/) Cisco Systems · Bangalore, India ### [DFT Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/476a0f5dc693fa809de3/) Qualcomm · Bangalore, India ### [Senior Engineer - DFT](https://jobs.opennash.com/companies/qualcomm/jobs/603449b2baa287286843/) Qualcomm · Bangalore, India ### [DFT ATPG Engineer](https://jobs.opennash.com/companies/nvidia/jobs/f6afc348524764fb933f/) NVIDIA OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)