[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Advanced Micro Devices (AMD) jobs](https://jobs.opennash.com/companies/advanced-micro-devices-amd/) · [Search jobs](/search/) Advanced Micro Devices (AMD) · Santa Clara, California # Logic Design Engineer Santa Clara, California Full-time Design Listed on Advanced Micro Devices (AMD)’s official careers site. Posted July 24, 2026. Check that it is still open and apply there. [Apply on Advanced Micro Devices (AMD)’s careers site →](https://careers-amd.icims.com/jobs/88066/login) [OpenNash Jobs](https://jobs.opennash.com/) / [Advanced Micro Devices (AMD)](https://jobs.opennash.com/companies/advanced-micro-devices-amd/) / Logic Design Engineer ## Job description WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. ### THE ROLE We are looking for an adaptive, self-motivative logic design engineer to join our growing mixed-signal high-speed IO team. As a key contributor, you will be part of a leading team that drives and improves AMD's ability to deliver the highest quality, industry-leading technologies to the market. The Design Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development. ### THE PERSON The successful candidate will possess excellent analytical and critical thinking skills with strong attention to detail, demonstrate the initiative and ability to independently drive tasks to successful completion, and communicate effectively across teams and stakeholders. They will bring a collaborative, team-first mindset, contribute positively to a fast-paced environment, and have the ability to mentor and guide junior engineers, fostering both technical growth and team success. ### KEY RESPONSIBILITIES - Analyze complex digital design problems and propose architecture/micro-architecture solutions ### Develop Verilog RTL and Functional Behavioral - Models Drive/develop ASIC design flows and scripts - Create microarchitecture specifications - Work with the Design Verification team to ensure functional correctness - Work with the Physical - Design team to ensure proper implementation of the design along with timing closure - Deliver improvements, optimization, and power-saving enhancements - Support silicon bring-up and diagnostics PREFERRED EXPERIENCE: Proven experience in analog mixed-signal design from specification to successful silicon Experience in high-speed interfaces such as DDR, GDDR, HBM, and high-speed SERDES. Experience in designs with multiple power domains Experience in designs with multiple clock domains Experience in behavior modeling for Analog Circuits. Experience in industry-standard ASIC CAD tools for simulation, synthesis, STA, CDC, UPF, power estimation, etc. ### ACADEMIC CREDENTIALS BS/ MS in electrical engineering or equivalent preferred LOCATION: Santa Clara, CA #LI-PA1 This role is not eligible for visa sponsorship. ### Benefits offered are described AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy. ## At a glance - Posted by the employer: Jul 24, 2026 - First seen by OpenNash: Aug 21, 2026 - Last checked: Oct 18, 2026 - Listed for: 86 days - Location: Santa Clara, California - Employment type: Full-time[Apply on Advanced Micro Devices (AMD)’s careers site →](https://careers-amd.icims.com/jobs/88066/login) ## More jobs at Advanced Micro Devices (AMD) ### [ASIC Design Engineer - Networking/ DPU/ AI Systems](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/8170471d209c489eb822/) Santa Clara, California ### [CPU Core Physical Design Thermal Modeling Lead](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/18dd61dd1450e77dba87/) Santa Clara, California ### [Design Verification Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/72553cf32a721a100038/) Santa Clara, California ## Similar jobs at other companies ### [AI/ML Logic Design Engineer-Senior](https://jobs.opennash.com/companies/qualcomm/jobs/e9a6219d5780bf74b40d/) Qualcomm · Austin, Texas, United States of America ### [Senior Logic Design Engineer](https://jobs.opennash.com/companies/microsoft/jobs/5bd277445098923e4b90/) Microsoft · United States, North Carolina, Raleigh, Oregon, Hillsboro, Texas, Austin ### [Senior Logic Design Engineer](https://jobs.opennash.com/companies/microsoft/jobs/1ca472868f26d95dcf26/) Microsoft · United States, Oregon, Hillsboro, Washington, Redmond, California, Mountain View, Texas, Austin, North Carolina, Raleigh ### [ICAM Software Engineer - SailPoint/Radiant Logic](https://jobs.opennash.com/companies/general-dynamics/jobs/a9d14cb67a81ee27c61e/) General Dynamics · Fort Meade, MD, US ### [Staff Logic Design Engineer](https://jobs.opennash.com/companies/teledyne-technologies/jobs/3e29711232b949dcd5ba/) Teledyne Technologies · Milpitas, US, CA [Design jobs](/functions/design/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)