[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Advanced Micro Devices (AMD) jobs](https://jobs.opennash.com/companies/advanced-micro-devices-amd/) · [Search jobs](/search/)

Advanced Micro Devices (AMD) · Bangalore, India

# Senior Physical Design Engineer

Bangalore, India Full-time Senior individual contributor Design 

Listed on Advanced Micro Devices (AMD)’s official careers site. Posted October 5, 2026. Check that it is still open and apply there.
[Apply on Advanced Micro Devices (AMD)’s careers site →](https://global-external-amd.icims.com/jobs/92753/login)

[OpenNash Jobs](https://jobs.opennash.com/) / [Advanced Micro Devices (AMD)](https://jobs.opennash.com/companies/advanced-micro-devices-amd/) / Senior Physical Design Engineer

## Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward.

Join us and, together, we’ll advance your career.

### THE ROLE

The position will involve working with a very experienced physical design team and is responsible for delivering the physical design of blocks/tiles to meet challenging goals for frequency, power and other design requirements for AMD next generation chips in a fast-paced environment on cutting edge technology.

### THE PERSON

Engineer with a good attitude who seeks new challenges and has good analytical and communication skills. Candidate needs to have the ability and desire to learn quickly and should be a good team player.

### KEY RESPONSIBILITIES

Implementing RTL to GDS2 flow Handling Floor-plan, Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR, Formal Equivalence Handling different PNR tools - Synopsys Fusion Compiler, ICC2, Design Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk, Cadence Genus, Innovus Provide technical support to other teams PREFERRED EXPERIENCE: 3-5 years of professional experience in physical design, preferably ASIC designs.

Experience in automated synthesis and timing driven place and route of RTL blocks for high speed datapath and control logic applications. Experience in automated design flows for clock tree synthesis, clock and power gating techniques, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction. Experience in floorplanning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery Strong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality, familiarity with tools for schematics, layout, and circuit/logic simulation Versatility with scripts to automate design flow.

Strong communication skills, ability to multi-task across projects, and work with geographically spread out teams Strong analytical/problem solving skills and pronounced attention to details ACADEMIC CREDENTIALS: Bachelor s or M aster s degree in Computer Engineering/Electrical Engineering #LI-SR4 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services.

AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.

## At a glance
- Posted by the employer: Oct 5, 2026
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 13 days
- Location: Bangalore, India
- Employment type: Full-time[Apply on Advanced Micro Devices (AMD)’s careers site →](https://global-external-amd.icims.com/jobs/92753/login)

## More jobs at Advanced Micro Devices (AMD)

### [ASIC Physical Design & Implementation Lead](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/26678a9b0380ed7ddc83/)

Bangalore, India

### [CPU Design Verification Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/14dfd873ee4918d5c1f7/)

Bangalore, India

### [Embedded Linux Power and Performance Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/7c3b6d0b2ec67760e1d8/)

Bangalore, India

### [IP Design Lead - Sr Staff](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/44f3afe8822a8f0b9f1d/)

Bangalore, India

## Similar jobs at other companies

### [CPU Physical Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/27bd54e804c3da2d6519/)

Qualcomm · Bangalore, India

### [NPU Physical Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/916f75702172388c2ee7/)

Qualcomm · Bangalore, India

### [Physical Design Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/2d7f9c2e826bc117df12/)

Microsoft · India, Karnataka, Bangalore

### [Silicon Physical Design CAD Engineer](https://jobs.opennash.com/companies/microsoft/jobs/d047141045a6e2b56e7a/)

Microsoft · India, Karnataka, Bangalore

### [Senior Staff Engineer Physical Design and Methodology (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/46bbe226ff31021fb81f/)

Infineon Technologies · Munich

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)
